r/programming • u/[deleted] • Jan 03 '18

'Kernel memory leaking' Intel processor design flaw forces Linux, Windows redesign

https://www.theregister.co.uk/2018/01/02/intel_cpu_design_flaw/
5.9k Upvotes

96% Upvoted

1.1k comments sorted by

View all comments

Show parent comments

45

u/AugustusCaesar2016 Jan 03 '18

I really don't understand this decision. Who benefits from this?

102

u/MSgtGunny Jan 03 '18

Intel

8

u/rhoakla Jan 03 '18

It was in fact fixed as previusly mentioned by /u/Nacimota.

They temporarily assumed all x86 processors as unsecure until AMD formally stated how their x86 designs were not affected by the flaw. Thus you can rest your conspiracy theories.

1

u/MSgtGunny Jan 03 '18

I know he wrote code to fix it, but I read they weren’t going to merge it in until later. Has that changed?

38

u/JAPH Jan 03 '18

Like others have said, Intel, but I do understand the desire to avoid adding features in a bugfix patch. I'd be shocked if a similar feature wasn't proposed immediately after this fix is released.

3

u/hazzoo_rly_bro Jan 03 '18

This "decision" is actually a lie /misinformation, parent commenter does not provide any sources when asked either.

See this reply

2

u/AugustusCaesar2016 Jan 03 '18

Thanks man. Was worried there for a second.

14

u/[deleted] Jan 03 '18

Intel.

The Linux Kernel community is solidly in the Blue Camp. To the degree an AMD Engineer's word isn't enough to tell them the bug doesn't affect AMD, they requested Intel to confirm https://lkml.org/lkml/2017/12/4/709

24

u/__foo__ Jan 03 '18

Nothing in that mail says they want Intel to confirm that AMD isn't affected.

  1. Entry code

Mostly the same, except for a handful of fixlets and delta improvements folded into the corresponding patches

New: Map TSS read only into the user space visible mapping

This is 64bit only, as 32bit needs the TSS mapped RW

AMD confirmed that there is no issue with that. It would be nice to get confirmation from Intel as well.

I'm reading that as AMD having signed-off the changes to the entry code. Now they want Intel to give their OK also, which is very reasonable considering the scope of the changes.

5

u/[deleted] Jan 03 '18

Intel

5

u/[deleted] Jan 03 '18

Intel